

# PATENT ABSTRACTS OF JAPAN

(11)Publication number : 11-177357

(43)Date of publication of application : 02.07.1999

(51)Int.Cl.

H03G 3/10  
H03F 3/45  
H03K 19/0948

(21)Application number : 09-339683

(71)Applicant : FUJITSU LTD

(22)Date of filing : 10.12.1997


(72)Inventor : TAKANO KENICHI  
ISHIKAWA AKIHIKO

## (54) GAIN VARIABLE AMPLIFIER CIRCUIT

### (57)Abstract:

**PROBLEM TO BE SOLVED:** To provide a circuit which reduce gain variation and is easy to correct in the case of a CMOS about this gain variable amplifier circuit that sets gain to a prescribed value.

**SOLUTION:** Input terminals  $V_{in+}$  and  $V_{in-}$  and output terminals  $I+$  and  $I-$  of plural voltage input-current output type differential amplifiers  $A_0$  to  $A_n$  which have mutual conductance  $G_{m0}$  to  $G_{mn}$  that are preliminarily individually set are respectively undergone common connection, and selection controlling parts  $8_0$  to  $8_n$  select and operate the amplifiers  $A_0$  to  $A_n$  with programmable control signals  $N_0$  to  $N_n$ . Preferably, CMOS resistance which performs bias supply from the outside is connected to a differential pair of source connecting parts in corresponding voltage/current converting part of each differential amplifier  $A_0$  to  $A_n$ .



## LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's  
decision of rejection]

[Date of requesting appeal against  
examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office